10

11 12

19

20 21

25

1 CLAIMS

- 2 An authentication engine architecture for an multi-loop, multi-round 3 authentication algorithm, comprising:
- a first instantiation of a multi-round authentication algorithm hash round logic 4 in an inner hash engine: 5
- a second instantiation of a multi-round authentication algorithm hash round 6 logic in an outer hash engine; 7
- 8 a dual-frame payload data input buffer configured for loading one new data Q block while another data block one is being processed in the inner hash engine;
  - an initial hash state input buffer configuration for loading initial hash states to the inner and outer hash engines for concurrent inner hash and outer hash operations; and
- a dual-ported ROM configured for concurrent constant lookups for both inner 13 and outer hash engines. 14
- 2. The authentication engine architecture of claim 1, wherein the multi-loop, 15 multi-round authentication algorithm is HMAC-MD5. 16
- 17 3 The authentication engine architecture of claim 1, wherein the multi-loop, multi-round authentication algorithm is HMAC-SHA1. 18
  - The authentication engine architecture of claim 1, wherein at least one of the inner and outer hash engines is configured to implement hash round logic including at least one addition module comprising:
- 22 a plurality of carry save adders for computation of partial products; and
- 23 a carry look-ahead adder for computation and propagation of a final sum.
- 5. The authentication engine of claim 4, wherein the carry save adders and the 24 carry look-ahead adder are configured such that addition computations are conducted
- 26 in parallel with round operations.
- 27 The authentication engine architecture of claim 3, wherein at least one of the inner and outer hash engines is configured to implement hash round logic comprising: 28
- five hash state registers; 29

- one critical and four non-critical data paths associated with the five registers, 30 31
- such that in successive SHA1 rounds, registers having the critical path are alternative.
- 32 7. The authentication engine architecture of claim 6, wherein said hash round
- logic is implemented such that eighty rounds of an SHA1 loop are collapsed into forty 33
- rounds. 34
- 8. The authentication engine architecture of claim 3, wherein at least one of the 35
- inner and outer hash engines is configured to implement hash round logic comprising: 36
- 37 five hash state registers:
- a 5-bit circular shifter: 38
- an add5to1 adder module having a plurality of CSAs and a CLA adder; 39
- 40 a 30-bit circular shifter; and
- an add4to1 adder module having a plurality of CSAs and a CLA adder. 41
- 42 9. An authentication engine architecture for a multi-round authentication
- algorithm, comprising: 43
- 44 a hash engine configured to implement hash round logic for a multi-round authentication algorithm, said hash round logic implementation including at least one 45
- 46 addition module comprising,
- 47 a plurality of carry save adders for computation of partial products, and
- 48 a carry look-ahead adder for computation and propagation of a final sum.
- 49 10. The authentication engine of claim 9, wherein the carry save adders and the
- carry look-ahead adder are configured such that addition computations are conducted 50
- 51 in parallel with round operations.
- 52. The authentication engine architecture of claim 9, wherein the multi-round
- 53 authentication algorithm is MD5.
- 54 12 The authentication engine architecture of claim 9, wherein the multi-round
- 55 authentication algorithm is SHA1.
- 56 13. The authentication engine architecture of claim 12, wherein the hash round
- 57 logic implementation comprises:

58	five hash state registers;
59	a 5-bit circular shifter;
60	an add5to1 adder module having a plurality of CSAs and a CLA adder;
61	a 30-bit circular shifter; and
62	an add4to1 adder module having a plurality of CSAs and a CLA adder.
63 64	14. An authentication engine architecture for an SHA1 authentication algorithm, comprising:
65	at least one hash engine configured to implement hash round logic comprising:
66	five hash state registers;
67 68	one critical and four non-critical data paths associated with the five registers, such that in successive SHA1 rounds, registers having the critical path are alternative.
69 70 71	15. The authentication engine architecture of claim 14, wherein said hash round logic is implemented such that eighty rounds of an SHA1 loop are collapsed into forty rounds.
72 73	16. A method of authenticating data transmitted over a computer network, comprising:
74	receiving a data packet stream;
75	splitting the packet data stream into fixed-size data blocks; and
76 77 78	processing the fixed-size data blocks using a multi-loop, multi-round authentication engine architecture having a hash engine core comprising an inner hash engine and an outer hash engine, said architecture configured to,
79	pipeline hash operations of said inner hash and outer hash engines,
80 81	collapse and rearrange multi-round logic to reduce rounds of hash operations, and
82	implement multi-round logic to schedule addition computations to be
83	conducted in parallel with round operations.

97

99

100

101

102

104

105

106

107

- 17. The method of claim 16, wherein said pipelining comprises performance of an outer hash operation for one data payload in parallel with an inner hash operation of a second data payload in a packet stream fed to the authentication engine.
- 87 18. The method of claim 17, wherein a dual-frame input buffer is used for the 88 inner hash engine.
- 89 19. The method of claim 18, wherein initial hash states for the hash operations are 90 double buffered for concurrent inner hash and outer hash operations.
- 20. The method of claim 19, wherein concurrent constant lookups are performed
   from a dual-ported ROM by both inner and outer hash engines.
- 93 21. The method of claim 16, wherein the multi-loop, multi-round authentication
   94 algorithm is MD5.
- 95 22. The method of claim 16, wherein the multi-loop, multi-round authentication 96 algorithm is SHA1.
  - 23. The method of claim 22 wherein said scheduling of additions comprises:
- 98 conducting a 5-bit circular shift on data from a first register;
  - adding an initial hash state in a second register, a first payload data block, a first constant, and the result of a function  $(F_t)$  of the initial hash states in third, fourth and fifth additional registers with an add5tol adder module having a plurality of CSAs and a CLA adder;
- conducting a 30-bit circular shift on data from the third additional register; and
  - adding the initial hash state in the fourth additional register to a second payload block, a second constant, and the result of a function (F<sub>i</sub>) of the initial hash states in the first and fifth registers and the shifted hash state of the third register with an add4to1 adder module having a plurality of CSAs and a CLA adder.
- 108 24. The method of claim 22, wherein said collapsing and rearranging of the multi-109 round logic comprises:
- 110 providing five hash state registers; and
- providing data paths from said five state registers such that four of the five data paths from the registers in any SHAI round are not timing critical.

117

121

122 123

124

125

126

127

128

129 130

131

132

133

134

135

137

- 113 25. The method of claim 24, wherein, in successive SHA1 rounds, registers having the critical path are alternative.

  115 26. The method of claim 25, wherein eighty rounds of an SHA1 loop are collapsed into forty rounds.
  - 27. A method of authenticating data transmitted over a computer network, comprising:
- 119 receiving a data packet stream;
- splitting the packet data stream into fixed-size data blocks; and

processing the fixed-size data blocks using a multi-round authentication engine architecture, said architecture implementing hash round logic for a multi-round authentication algorithm configured to schedule addition computations to be conducted in parallel with round operations.

- 28. The method of claim 27 wherein said hash round logic comprises:
- conducting a 5-bit circular shift on data from a first register;

adding an initial hash state in a second register, a first payload data block, a first constant, and the result of a function (F<sub>i</sub>) of the initial hash states in third, fourth and fifth additional registers with an add5to1 adder module having a plurality of CSAs and a CLA adder;

conducting a 30-bit circular shift on data from the third additional register; and

adding the initial hash state in the fourth additional register to a second payload block, a second constant, and the result of a function (F<sub>i</sub>) of the initial hash states in the first and fifth registers and the shifted hash state of the third register with an add4to1 adder module having a plurality of CSAs and a CLA adder.

- 29. A method of authenticating data transmitted over a computer network using an SHA1 authentication algorithm, comprising:
- 138 providing five hash state registers; and
- providing data paths from said five state registers such that four of the five data paths from the registers in any SHA1 round are not timing critical.

- 141 30. The method of claim 29, wherein, in successive SHA1 rounds, registers having
   142 the critical path are alternative.
- 143 31. The method of claim 30, wherein eighty rounds of an SHA1 loop are collapsed
   144 into forty rounds.